Home
About Us
Services
VLSI
Embedded
Application Software
Engagement
Career
Contact Us
Careers
Home
Careers
@ LeadSoc, we work with leading product companies in the Semicon, Telecom & Automotive domains in areas of VLSI Design & Embedded & Platform SW. If you have the passion to flex your skills in addressing challenging assignments Please get in touch with us ASAP! A quick discussion with you will enable us to give you an insight into the nature of work in store for you, We can also get an understanding of your work aspirations so as to create a right connect & engagement.
Careers
Name
E-Mail
Contact No.
Total Years in Experince
Below 1 Year
1-3 Years
3-6 Years
6-10 Years
Above 10 Years
Your Resume
Please upload your resume only in.pdf , .doc , .docx file
`
View All Openings
VLSI
Functional Verification Engineer
3 - 6 Years
Bangalore
Technical requirements for the role
Experience in verification- SoC/Sub-system and block level
Hands-on experience in ARM architecture, AMBA protocol at SoC and sub-system level
Strong in UVM/OVM/SV/Verilog and C based verification methodology
Exposure with GLS/ Power aware verification will be an added advantage.
Working knowledge with protocols-PCIe, DDRx, Ethernet, USB, AXI, AHB, APB, I2C, SPI
Good RTL debugging skills and test automation scripting in TCL/Perl/Python
Experience in building TB/test cases from scratch
Well versed with industry standard verification tools
Expectations from the Role
Good communications/ inter-personal skills and ability to work independently or as a team
Fast learner and able to work in a distributed work environment
Demonstrated ownership and punctuality
Functional Verification Lead
7 - 10 Years
Bangalore
Technical requirements for the role
Experience in verification- SoC/Sub-system and block level
Hands-on experience in ARM architecture, AMBA protocol at SoC and sub-system level
Strong in UVM/OVM/SV/Verilog and C based verification methodology
Exposure with GLS/ Power aware verification will be an added advantage.
Working knowledge with protocols-PCIe, DDRx, Ethernet, USB, AXI, AHB, APB, I2C, SPI
Good RTL debugging skills and test automation scripting in TCL/Perl/Python
Experience in building TB/test cases from scratch
Well versed with industry standard verification tools
Expectations from the Role
Good communications/ inter-personal skills and ability to work independently or as a team
Fast learner and able to work in a distributed work environment
Demonstrated ownership and punctuality
Ability to mentor/ lead a team to solve complex problems
ASIC/ SOC Design Engineer
3 - 6 Years
Bangalore
Technical requirements for the role
Strong in Digital logic design and hands-on RTL coding experience using Verilog/ VHDL or System Verilog.
Experience in high speed/ low speed peripherals design
Good understanding of synthesis, timing constraints, CDC, logic optimization.
Experience in unit level verification setup, assertions
Exposure to low power design techniques with multiple power/clock domain
Exposure to ARM SoC/ AMBA IP based designs and SoC/ sub-systems integration
Working knowledge with protocols-PCIe, DDRx, Ethernet, USB, AXI, AHB, APB, I2C, SPI is added advantage
Expectations from the Role
Good communications/ inter-personal skills and ability to work independently or as a team
Fast learner and able to work in a distributed work environment
Demonstrated ownership and punctuality
ASIC/SOC Design Lead
7 - 10 Years
Bangalore
Technical requirements for the role
Strong in Digital logic design and hands-on RTL coding experience using Verilog/ VHDL or System Verilog.
Experience in high speed/ low speed peripherals design
Good understanding of synthesis, timing constraints, CDC, logic optimization.
Experience in unit level verification setup, assertions
Exposure to low power design techniques with multiple power/clock domain
Exposure to ARM SoC/ AMBA IP based designs and SoC/ sub-systems integration
Working knowledge with protocols-PCIe, DDRx, Ethernet, USB, AXI, AHB,APB, I2C, SPI is added advantage
Expectations from the Role
Good communications/ inter-personal skills and ability to work independently or as a team
Fast learner and able to work in a distributed work environment
Demonstrated ownership and punctuality
Ability to mentor/ lead a team to solve complex problems
Physical Design Engineer
3- 8 Years
Bangalore
Technical requirements for the role
Experience in Block/SOC level PD Implementation flow.
Netlist to GDSII / PD / Implementation flow / PnR / APR
Low power design experience
Floorplanning, Power planning, Placement, CTS, Routing, Extraction, DFM
Congestion and timing analysis, Coming with better QoR
Sign-off flow: STA, DRC/LVS/Antenna/ERC, Power analysis, IR/EM analysis, LEC, ECO (Timing and Functional)
Have in-depth knowledge of entire physical design process from RTL to GDS2 generation which includes floorplan, Placement, CTS, Routing and Sign Off (STA, PV, IR/EM)
Experience in ECO implementation
Hands on experience in PnR tools Synopsys ICC II/ Cadence Innovus etc
Scripting skills: Perl, TCL . EDA Tools
Expectations from the Role
Excellent debugging and problem-solving skills
Effective communication skills to interact with all stakeholders
Must be highly focused and remain committed to obtaining closure on project goals.
Ability to work independently and complete work assigned
Should possess good Leadership Skills
Should have a Go-getter attitude
STA Engineer
3- 8 Years
Bangalore
Technical requirements for the role
Very good understanding of timing concepts
Should have a good understanding of SDC and constraints syntax
Work with the design and implementation teams to develop and qualify timing constraints
Experience in Timing Analysis both at block level and SoC level
Experience with Industry Timing signoff tools like Primetime / Tempus is a must
Experience in DMSA or Tweaker
Should have a good understanding of different Timing modes and Corners
Experience in MMMC
Work closely with the physical design engineers to resolve implementation related timing issues
Should be able to plan and track self-execution and report result on regular basis systematically
Should be able to solve timing challenges in Block/SOC by manually closing difficult paths
Should have a clear understanding of Crosstalk delay/noise, Timing derates, AOCV/POCV concepts and its impact of design closure
Should have worked on Timing ECO generation in multi-voltage designs
Experience Timing & Noise Signoff Closure at block level or Full chip-level on advanced process nodes
Hands on scripting skills on TCL / Perl
Expectations from the Role
Excellent debugging and problem-solving skills
Effective communication skills to interact with all stakeholders
Must be highly focused and remain committed to obtaining closure on project goals.
Ability to work independently and complete work assigned
Should possess good Leadership Skills
Should have a Go-getter attitude
Synthesis Engineer
3- 8 Years
Bangalore
Technical requirements for the role
Good Experience in RTL Codes.
Should have a good understanding of SDC and constraints syntax.
Experience in Synthesis in both Block/SOC Level.
Good Experience in Logical/Physical/Low power Synthesis
Good Knowledge on Optimization Techniques to achieve the best Performance/Power/Area of the designs.
Experience with tools and methodologies for Synthesis - hierarchical synthesis, DFT handling, retiming, clock gating, logic restructuring, optimization.
Expertise in Synopsys Design Compiler Synthesis – DCT/DCG and/or Cadence RC/Genus.
Working knowledge of multi power domain designs.
Good Knowledge on CPF.
Good in Timing Concepts.
Experience in STA/LEC/CLP.
Knowledge on PTPX.
Knowledge on Spyglass.
Knowledge on Scan Insertion.
Knowledge on Functional ECO.
Experience with Perl/TCL.
Expectations from the Role
Excellent debugging and problem-solving skills
Effective communication skills to interact with all stakeholders
Must be highly focused and remain committed to obtaining closure on project goals.
Ability to work independently and complete work assigned
Should possess good Leadership Skills
Should have a Go-getter attitude
DFT Engineer
3- 8 Years
Bangalore
Technical requirements for the role
Hands on experience in various DFT aspects like Scan insertion, MBIST and JTAG, ATPG, Pattern validation at block level as well as Full chip level
Should have good knowledge about all DFT concepts Scan insertion and validation, BIST, LBIST, MBIST insertion and validation, ATPG and Pattern Validation w/wo Timing, DFT mode timing Analysis and sign off.
Understanding of DFT architectures like Boundary scan (JTAG), Scan Compression Techniques (XOR, Adaptive, OP-MISR etc.), scan chain insertion and verification.
Must have experience generating scan patterns and coverage statistics for various fault models like stuck at (Nominal and VBOX), IDDQ, Transition faults, JTAG BSDL, pattern generation for Memories (E-fuse etc.).
Experience in Coverage Analysis.
Synopsys tools: DFT MAX, TetraMAX, VCS Cadence tools: Genus, Modus, Xcelium. Mentor Graphics tools: Tessent tool chain, TestKompress.
Should be responsible for the cross functional issues and dependencies across RTL integration, synthesis, constraints, timing analysis and related analysis and debugs
Familiar to Verilog and RTL simulation.
Good Knowledge on Spyglass.
Experience with gate level pattern simulations and debug
Exposure to post silicon debug is a plus
Scripting skills: Perl, TCL
Expectations from the Role
Excellent debugging and problem-solving skills
Effective communication skills to interact with all stakeholders
Must be highly focused and remain committed to obtaining closure on project goals.
Ability to work independently and complete work assigned
Should possess good Leadership Skills
Should have a Go-getter attitude
Embedded
Embedded Software Engineer
3- 5 Years
Bangalore
Technical requirements for the role
Programming experience in C/C++ (Embedded C, Assembly Prog will be plus point)
Experience on the Driver Development & Integration (one or more of the following protocols SPI, I2C, UART, DMA, CAN, PCIe, Ethernet, USB, SCSI/iSCSI)
Development experience in NVMe, DDR board level interfaces
Development experience in bootloaders (PSBL, SBL)
Bare Metal Driver development,
Board support package for reference platforms
HW bring up for ARM / x86 based platforms
Firmware Design and Validation
Experience in Microcontroller programming using Assembly or C/Python
Expectations from the Role
Ability, eagerness, openness to learn new concepts & technology and apply the same
Ability to work independently and complete work assigned
Take Ownership for completing work assigned within schedule and @ committed quality
Team player, collaborate with members in the team in getting the work done
Work experience / familiarity in the development, debugging, test & build tools
Embedded Software Lead
6 - 10 Years
Bangalore
Technical requirements for the role
Programming experience in C/C++ (Embedded C, Assembly Prog will be plus point)
Experience on the Driver Development & Integration (one or more of the following protocols SPI, I2C, UART, DMA, CAN, PCIe, USB, Ethernet, SCSI/iSCSI)
Development experience in NVMe, DDR board level interfaces
Development of Bare Metal drivers
Development experience in bootloaders (PBL, SBL)
Board support packages for ARM / x86 based boards
Firmware Design and Validation
Secure boot architecture for ARM / x86 based platforms
HW bring up for ARM / x86 based boards, devices, Microcontrollers
Linux like / RTOS bring up on ARM / x86 based platforms
Experience in Microcontroller programming using Assembly or C/Python
Development experience on HAL (Hardware Abstraction – API definitions)
Expectations from the Role
Ability, eagerness, openness to learn new concepts & technology and apply the same
Take Ownership for completing work assigned within schedule and @ committed quality
Team player, collaborate with members in the team in getting the work done
Work experience in the development, debugging, test & build tools
Understanding of the Software Development Life Cycle (SDLC)
Technical guidance / Mentoring to Team members on the project
Technical Interface with customer on matters related to project execution
Platform Software Lead
7 - 12 Years
Bangalore
Technical requirements for the role
BE/MTech in ECE, CSE or EEE
Solid programming experience in C or C++
Proven experience in pre-emptive, multitasking real-time operating systems (RTOS)
Working knowledge of OS Coding (IPC & Synchronisation, multithreading, Memory management), TCP / IP Networking, Socket programming
Design & implement software of embedded devices and systems from requirements to production and commercial deployment
Analyse & enhance platform level efficiency, stability, and scalability (in terms of system resources like CPU, Memory, Networking bandwidth)
Integrate & validate new product designs
Interface with hardware design and development
Assess third party & open-source software
Experience in hands-on development and troubleshooting on embedded targets
Working knowledge interfaces & hardware subsystems is desirable
Experience in Hardware / OS abstraction is desirable
Expectations from the Role
Ability, eagerness, openness to learn new concepts & technology and apply the same
Take Ownership for completing work assigned within schedule and @ committed quality
Team player, collaborate with members in the team in getting the work done
Design, develop, code, test & debug system software
Work experience in the development, debugging, Software Configuration, Test & build tools, defect tracking tools, and peer review
Documentation and writing skills
Understanding of the Software Development Life Cycle (SDLC)
Technical guidance / Mentoring to Team members on the project
Technical Interface with customer on matters related to project execution
Software Developer – Wireless L1
5 - 11 Years
Bangalore
Technical requirements for the role
Strong understanding of LTE/3GPP domain
Profiency in C programming,
Experience working on MATLAB, LabVIEW similar tools
Experience in Physical layer, Baseband processing, Forward Error correction
Experience in one or more of the following areas - OFDM, Channel coding, Rate conversion, Equalization, Mapping, Channel estimation, Synchronization, CFO, SCO
Experience in Wireless L1 either on LTE UE Modem or ENodeB or UE / ENodeB simulators
Expectations from the Role
Ability, Inclination, Openness to learn Concepts & Technology and apply the same
Ability to work Independently
Take Ownership / Accountability for addressing work assigned within time
Team player, collaborate with members in the team in getting the work done
Work experience / familiarity in the development, debugging, Test & Build tools
Understanding of the Software Development Life Cycle (SDLC), Agile Development
Technical guidance / Mentoring to Team members on the project
Software Developer – Wireless L2/L3
5 - 11 Years
Bangalore
Technical requirements for the role
Strong understanding of LTE/3GPP domain
Profiency in C programming, Linux / RTOS
Experience working on ENodeB, GNodeB platform
Experience working in MAC, RLC, PDCP layers,
Experience working in RRC / NAS (in ESM / EMM)
LTE uplink & LTE downlink transport & Control channels
Priority handling, Scheduling, HARQ, multiplexing, Segmentation & Reassembly
Familiarity with tools used for Debugging, ability debug code with trace points / breakpoints
Expectations from the Role
Ability, Inclination, Openness to learn Concepts & Technology and apply the same
Ability to work Independently
Take Ownership / Accountability for addressing work assigned within time
Team player, collaborate with members in the team in getting the work done
Work experience / familiarity in the development, debugging, Test & Build tools
Understanding of the Software Development Life Cycle (SDLC), Agile Development
Technical guidance / Mentoring to Team members on the project